

Level-1 Data Driver Card of the ATLAS New Small Wheel upgrade

Theodoros Alexopoulos, Panagiotis Gkoutoumis,
Aimilianos Koulouris
Department of Physics
National Technical University of Athens, Greece
Email: theodoros.alexopoulos@cern.ch, panagiotis.gkoutoumis@cern.ch,
aimilianos.koulouris@cern.ch

George Iakovidis
Brookhaven National Laboratory, USA

Email: george.iakovidis@cern.ch

Abstract—The Level-1 Data Driver Card (L1DDC) will be fabricated for the needs of the future upgrades of the ATLAS experiment at CERN. The L1DDC board is a high speed aggregator board capable of communicating with a large number of front-end electronics. It collects the Level-1 along with monitoring data and transmits them to a network interface through a single bidirectional fibre link. Finally, the L1DDC board distributes trigger, time and configuration data coming from a network interface to the front-end boards.

This paper describes the overall scheme of the data acquisition process and especially the L1DDC board for the upgrade of the New Small Wheel. Finally, the electronics layout on the chamber is also mentioned.

I. INTRODUCTION

The future upgrades of the LHC will lead to an average luminosity of $5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$. The number of interactions will be increased at about 140 interactions per bunch crossing (25 ns) resulting in a dramatically large amount of produced data. In the ATLAS experiment [1] the present muon Small Wheels will be replaced by the New Small Wheels (NSW). The NSW is a set of precision tracking and trigger detectors able to work at high rates with excellent real-time spatial and time resolution. The new detectors consist of the resistive micromegas and the small Strip Thin Gap Chambers (sTGC) [2].

Furthermore, a radiation dose of about 1700 Gy (inner radius) and a magnetic field $< 0.4 \text{ T}$ at the end cap region, create a hostile environment for the electronic components. To readout the high number of electronics channels and in order to survive in such a harsh environment new electronics must be fabricated. In addition, Single Event Upset (SEU) mechanisms must be implemented to assure the integrity of the transmitting data.

The L1DDC is an intermediate board that aggregates and transmits the Level-1 data (time, charge and strip address corresponding to a single hit) from multiple front-end boards to a network called Front End Link eXchange (FELIX). This is achieved using a high speed serializer/deserializer ASIC called GigaBit Transceiver (GBTX) developed at CERN. In general, the L1DDC combines three distinct paths: Timing, Trigger and Control (TTC) [3] data, Data Acquisition and Slow Control information, into one bidirectional optical link at a rate of 4.8 Gbps, as shown in Figure 2.

II. CONNECTIVITY

Front-end boards [5] include three ASICs, the VMM [6], the Read Out Controller (ROC) and the Slow Control Adapter (SCA). The VMM provides trigger and tracking primitives for 64 channels. The ROC ASIC collects the Level-1 data from the VMMs and transmits them to the L1DDC through a serial stream. Also, the ROC ASIC receives the TTC and the Level-1 accept data from the FELIX. Finally, the SCA ASIC is responsible for configuring the VMMs receiving the configuration data from the L1DDC and for transmitting the monitoring data through the L1DDC to the FELIX, as shown in Figure 1.




Fig. 2: On the left side the L1DDC, which resides on the detector and is implemented with custom ASICs, combines the three distinct paths (Timing and Trigger, DAQ, Slow Control) into a single bidirectional optical link.

The GBTX ASIC is capable of multiplexing a number of serial links (e-links) to a single fibre. One e-link, consists of three differential pairs (6 wires) being the clock (Clk+ and Clk-), the data in (Din+ and Din-) and the data out (Dout+ and Dout-), as shown in Figure 3. The GBTX ASIC can support up to 40 e-links divided in five groups called banks. Each bank can support up to eight e-links at 80 Mbps, four e-links at 160 Mbps or two e-links at 320 Mbps.

For the micromegas detectors the L1DDC is connected to the front-end board through a single twinax cable that carries two e-links. The one e-link is connected to the ROC ASIC and the other e-link to the SCA ASIC, as shown in Figure 1. In total, eight front-end boards will be connected to one L1DDC board contrary to the sTGC detectors where only three front-end boards will be connected to one L1DDC board. The




Fig. 1: NSW electronics trigger and dataflow. L1DDC is connected to the ROC and the SCA ASIC of the front-end boards with one e-link each. One e-link and two extra differential pairs are used for the connection to the ADDC boards and a bidirectional optical link is used for the communication to the FELIX.

70 connection will also be through twinax cables but in this case, 10
 71 ten differential pairs are used in each cable. 82

72 Data rate simulations showed that for the inner portions of 11
 73 the micromegas detector the bit rate will exceed 320 Mbps. 12
 74 For this reason, for the inner two front-end boards, a special 13
 75 configuration scheme will be implemented. One e-link with 14
 76 320 Mbps and one e-link with 160 Mbps is connected to the 15
 77 inner two front-end boards, resulting in a sum of 480 Mbps 16
 78 each. The next four front-end boards have a bit rate of 17
 79 320 Mbps and finally the outer 2 front-end boards, have a 18
 80 bit rate of 160 Mbps. 19

20 With this configuration the fifth spare bank of the GBTX is 21
 22 used for the communication with the SCA ASICs of each 23
 24 MMFE at the 80 Mbps data rate. The GBTX ASIC has an 25
 26 extra Slow Control (SC) e-link with a fixed rate at 80 Mbps 27
 28 for slow control information. This extra e-link will be used 29
 30 for the connection to the ADDC (Address in real time Data 31
 32 Driver Card) [4] boards. The ART signals of the eight MMFE 33
 34 boards are multiplexed into the ADDC board. 35

36 The L1DDC provides configuration data, clocks and the 37
 38 Bunch Crossing Reset (BCR) signal to the ADDC board. 39
 40 The communication between the ADDC and L1DDC is done 41
 42 through one e-link for the configuration data and four extra 43
 44 differential pairs for the clocks and the BCR signals. As 45
 46 mentioned above, the L1DDC will communicate with the 47
 48 FELIX through a bidirectional optical link. 49

III. FUNCTIONALITY

A. GBTX functionality

50 The GBTX is a full radiation tolerant ASIC fabricated using 51
 52 the 130 nm technology. Its power supply is 1.5 V and its 53
 54 power consumption is 2.2 W in full operation. E-links use 55
 56 Scalable Low-Voltage Signalling (SLVS) for 400 mV (SLVS- 57
 58 400) [8]. The SLVS is a differential standard with a swing 59
 60 of 200 mV, centred on 0.2 V. The transmitting data use the 61
 62 Double Data Rate (DDR) signalling. The GBTX ASIC has a 63
 64 Clock and Data Recovery (CDR) circuit which receives high 65
 66 speed serial data from the GBTIA. It recovers and generates 67
 68 an appropriate high speed clock to correctly sample the 69
 70 incoming data stream. The serial data is then de-serialized 71





Fig. 3: GBTX e-link connectivity. There are five banks which support up to 40 FE boards. In each bank eight FE boards can be connected at 80 Mbps, four at 160 Mbps or two at 320 Mbps. An extra Slow Control e-link with a fixed rate at 80 Mbps is used for the connection to the ADDC board.

109 and then DEcoded, with appropriate error corrections, and
 110 finally DeSCRambled (DSCR). In the transmitter part the
 111 data are SCRambled (SCR), to obtain DC balance, and then
 112 encoded with a Forward Error Correction (FEC) code before
 113 being serialized and sent to the GBLD laser driver [7]. 149


114 The GBTX ASIC has registers for permanent storage that
 115 are called e-fuses. Initial configuration information is taken
 116 from the e-Fuses, which can then be modified via the optical
 117 link itself or via an I²C slave interface. Finally, GBTX has a
 118 JTAG interface for boundary scan [7].

119 B. L1DDC board description

120 Because of the different characteristics of both detector tech-
 121 nologies, different boards will be fabricated for micromegas
 122 and sTGC detectors. Both boards will use the same compo-
 123 nents, with the difference that in micromegas detectors eight
 124 front-end boards will be connected to one L1DDC, contrary to
 125 the sTGC detectors where only three front-end boards will be
 126 connected to one L1DDC. The size of the L1DDC board for
 127 the micromegas detectors will be 200 mm in length, 50 mm
 128 in width and 18 mm in height as shown in Figure 4. Contrary,
 129 the size of the L1DDC for the sTGC detectors will be 90 mm
 130 in length, 50 mm in width and 18 mm as shown in Figure 5.



161 (a) Top side. The nine miniSAS connectors, the power connector and the VTRX
 162 optical transceiver are visible.




163 (b) Bottom side. The GBTX ASIC, the DC-DC converters and the position pins
 164 are visible.

170 Fig. 4: A trivial 3D representation of the L1DDC board for
 171 the micromegas detectors
 172

131 The communication between the ADDC, MMFE8 and
 132 L1DDC boards is made through twinax cables and mini Serial
 133 Attached SCSI (SAS) connectors. These high routable cables
 134 can support up to 12 differential pairs and the small size of
 135 the 36 position connectors makes them suitable for the boards.

136 Except of the GBTX ASIC, L1DDC will contain three
 137 more radiation tolerant ASICs: the GigaBit TransImpedance
 138 Amplifier (GBTIA), the GigaBit Laser Diode (GBLD) and the
 139 FEAST DC-DC converter [12]. The GBTIA and the GBLD
 140 ASICs compose the Versatile optical Transceiver (VTRX). The
 141 GTIA [9] has a bit rate of 5 Gb/s (min) and a total jitter
 142 smaller than 40 ps. Its supply voltage is 2.5 V and its power
 143 consumption is 250 mW [10]. The GBLD is also a radiation
 144 tolerant ASIC fabricated in 130 nm. It has also a bit rate of

5 Gb/s (minimum), supply voltage of 2.5 V and its power
 consumption is about 325 mW [11]. The VTRx is the largest
 component on the L1DDC board with a width of 45.3 mm, a
 length of 14.5 mm and a height of 10 mm. Figure 4 shows a
 preliminary 3D representation of the L1DDC board.



(a) Top side. The 3 miniSAS con- (b) Bottom side. The GBTX ASIC, the
 nectors, the power connector and the DC-DC converters and the position
 VTRX transceiver are visible. pins are visible.

Fig. 5: A trivial 3D representation of the L1DDC for the sTGC
 detectors

The overall power consumption of the L1DDC is estimated
 to be 3.5 W. In order to step down the voltage to the appropri-
 ate levels, the FEAST DC-DC converter is used. This converter
 has an input voltage range from 5 V to 12 V, 4 A load capacity
 and achieves a 76 % efficiency. It contains a radiation tolerant
 ASIC with total ionizing dose up to 200 Mrad (Si) and
 displacement damage up to 5×10^{14} n/cm². The FEAST
 has been designed for operation in a strong magnetic field in
 excess of 40,000 Gauss (4 T), and has been optimized for air-
 core inductors of 400 – 500 nH. To power the L1DDC board
 with the two appropriate voltage levels (2.5 V and 1.5 V), two
 FEAST devices are used. The 1.5 V analog voltage for the
 GBTX PLLs is provided from the same FEAST device after
 filtering.

C. Frame format

The GBTX transmits frames of 120 bits in the interval of
 25 ns (BC clock), resulting in a line rate of 4.8 Gbps. Four bits
 are used for the frame header (H) and 32 are used for Forward
 Error Correction (FEC). So, the data transmission is limited
 to 84 bits, corresponding to a user bandwidth of 3.36 Gbps.
 From the 84 bits, the four are dedicated for Slow Control (SC)
 information (Internal Control (IC) and External Control (EC)
 fields) as outlined in Figure 6.





Fig. 6: GBTX frame format

The FEC algorithm is built by interleaving two Reed-
 Solomon RS(15,11) encoded words with 4-bit symbols, each
 capable of correcting a double symbol error. This means that
 a sequence of up to 16 consecutive corrupted bits can be
 corrected. Finally, all configuration registers inside the GBTX

178 ASIC are fully protected against SEUs with triple redundant
179 registers [7].


180 IV. ON DETECTOR PLACEMENT

181 For the micromegas detectors, each L1DDC board is con-
182 nected to eight front-end and one ADDC boards. The location
183 of the L1DDC on the micromegas detectors will be radially
184 along both sides of the wedge as shown in Figure 7. This
185 provides a way of equalizing the load on both sides of the
186 detector and the cable routing.



216 Fig. 7: MMFE, ADDC and L1DDC placement on a mi-
217 cromegas wedge.

218
219
220 In the case of micromegas detectors, a single L1DDC serves
221 the eight front-end boards for the one side of the plane. There
222 are 16 front-end boards in every plane resulting in 64 per
223 wedge. This means that eight L1DDC boards are needed for
224 every wedge. Also, there are two wedges in every sector and
225 there are 16 sectors in every wheel. Summarizing, 512 L1DDC
226 are needed in the micromegas detectors and 512 for the sTGC
227 detectors resulting in a total 1024 of L1DDC boards [2].



246 Fig. 8: In the upper part of the picture, the L1DDC board
247 placed on a micromegas detector is illustrated. On the top
248 side of the board the mini SAS connector, the power connector
and the VTRX are placed and on the bottom side the GBTX
and the DC-DC converters are placed. These components are
attached to the cooling channel with the help of an elastic
thermal foam. Finally, on the bottom side of the picture the
FE board is also visible.

196 All the connectors will be placed on the top side of the
197 board and the components that dissipate heat on the bottom
198 side. These components with the help of a elastic thermal foam
will be attached to a cooling channel in order to keep the heat
at a low level.

200 V. CONCLUSION

201 The L1DDC board is the intermediate board responsible to
202 collect the Level-1 data and to distribute the TTC and Level-1
203 accept data to the front-end electronics. It is capable to handle
204 a large amount of data and is fully compliant with the HL-
205 LHC rates. In addition, L1DDC is a radiation tolerant board
206 equipped with SEU mechanisms in order to assure the signal
207 integrity. Its dimensions are relatively small in order to fit
208 between two readout panels of the micromegas chambers of
209 the NSW detector for the upgrade of the ATLAS experiment.
210 Finally, the L1DDC board must have a high reliability as
211 after the installation of the NSW it will not be accessible for
212 replacement.

213 ACKNOWLEDGMENTS

214 The present work was co-funded by the European Union
215 (European Social Fund ESF) and Greek national 872
funds through the Operational Program Education and Life-
216 long Learning of the National Strategic 873 Reference
217 Framework (NSRF) 2007-2013, ARISTEIA-1893-ATLAS MI-
218 CROMEGAS.

219 REFERENCES

- 220 [1] ATLAS Collaboration, *The ATLAS Experiment at the CERN Large Hadron Collider*. JINST, (2008)
- 221 [2] ATLAS Collaboration, *New Small Wheel Technical Design Report*. CERN, Switzerland, (2013)
- 222 [3] S. Ask,a j D. Berge,a P. Borrego-Amaral,a D. Caracinha,e N. Ellis,a P. Farthouat,a P. Giln,a S. Haas,a J. Haller,db P. Klofver,a A. Krasznahorkay,ac A. Messina,a C. Ohm,ai T. Pauly,a M. Perantoni,g H. Pessoa Lima Junior,g G. Schuler,a D. Sherman,a R. Spiwoaks,a T. Wengler, f J.M. de Seixasg and R. Torga Teixeiraah, *The ATLAS central level-1 trigger logic and TTC system*, ver 0.5. (2008).
- 223 [4] Venetios Polychronakos, Lin Yao, *ADDAC Design Report for February 2015 NSW Electronics design reviews*, rev 1.1. Brookhaven National Laboratory (2015).
- 224 [5] *Preliminary MMFE-8 Specification*, ver 0.5. Arizona, USA (2015).
- 225 [6] G. de Geronimo, N. Ambiar, E. Vernon, N. Felt, J. Fried, G. Iakovidis, S. Li, J. Mead, J Metcalfe, V. Polychronakos, *VMM: A Front End ASIC for the Detectors of the New Small Wheels*, ver 0.5. CERN, Switzerland, (2012).
- 226 [7] P. Moreira, J. Christiansen and K. Wyllie, *GBTx Manual*, ver 0.5. CERN, Switzerland, (2014).
- 227 [8] JEDEC SOLID STATE TECHNOLOGY ASSOCIATION *Scalable Low-Voltage Signaling for 400 mV (SLVS-400)* (2001).
- 228 [9] M. Menouni, P.Gui and P. Moreira, *The GBTIA, a 5 Gbit/s Radiation-Hard Optical Receiver for the SLHC Upgrades*.
- 229 [10] *GBTIA specifications*, ver 1.7. CERN, Switzerland, (2008).
- 230 [11] GBT Project, *GBLD Specifications*, 4rd ed. CERN, Switzerland, (2012).
- 231 [12] Project DC-DC, *FEAST Datasheet*, rev 1.0. CERN, Switzerland, (2014).